

UNITED STATES PATENT AND TRADEMARK OFFICE

5

ARC.005A

Applicant

Peter Warnes, et al.

Appl. No.

09/523,877

Filed

March 13, 2000

For

METHOD AND APPARATUS

FOR JUMP DELAY SLOT CONTROL IN A PIPELINED

PROCESSOR

Examiner

Unknown

Group Art Unit:

2784

PATENT TRADEMARK OFFICE

I hereby certify that this correspondence and all marked attachments are being deposited with the United States Postal Service as first-class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on

August 23, 2001

(Date)

Robert F. Gazdzinski Reg. No. 39,990

Technology Center 2100

PRELIMINARY AMENDMENT

10 **Assistant Commissioner for Patents** Washington, D.C. 20231

Dear Sir:

15 Before a first examination on the merits, please amend the above-identified application as follows:

IN THE SPECIFICATION

- 1. On page 1, line 5 of the specification, please amend the text as follows:
- 20 -- This application claims priority to U.S. Provisional Patent Application Serial No. 60/134,253 filed May 13, 1999, entitled "Method And Apparatus For Synthesizing And Implementing Integrated Circuit Designs". [," and to copending U.S. Patent Application No. 09/418,663 filed October 14, 1999, entitled "Method And Apparatus For Managing The Configuration And Functionality Of 25 A Semiconductor Design," which claims priority to U.S. Provisional Patent

Application Serial No. 60/104,271 filed October 14, 1998, of the same title.]—

09/04/2001-BNGUYEN1-00000058-09523877